收藏本站
PHY_TAPS N+7
+
Folded Filter Implementation Details
CLK
DATAI_VALID
READY
Figure 28 · Bursts of the Input Samples
Input and Output Time Domains
The core accepts input tight to the core CLK signal. The average data input rate must satisfy EQ 3 on page
9. The filtered results come out of the FIRO port in bursts of PHY_TAPS samples each, one output sample
per clock interval. The signal DATAO_VALID accompanies the valid output samples.
Figure 29 shows the filter output bursts for the filter example described in the section “ Input Rate
Limitations ”.
CLK
DATAO_VALID
FIRO
Figure 29 · Filtered Results
Filter Latency
Once the FIFO collected PHY_TAPS new input samples and the MAC engine is ready for processing, the
FIFO bursts out all the samples necessary to compute PHY_TAPS filtered results. It takes the MAC engine
N + 7 clock intervals of processing time for the filter to start generating PHY_TAPS results, one per clock
interval. Refer to the “ Input Rate Limitations ” section on page 32 as an example of a fixed input rate. The
rising edge of the COEF_ON_SLOT output signal marks the beginning of the processing time ( Figure 30 ),
and the falling edge of the READY signal marks the moment when FIFO finishes collecting PHY_TAPS
fresh data samples. The MAC engine is ready to process fresh PHY_TAPS input samples as soon as the
Data FIFO finishes collecting them. The overall latency from the moment when FIFO started collecting the
fresh PHY_TAPS data samples to the first result of the output burst is shown in EQ 8 .
Sample frequency  Clock frequency EQ 8
CoreFIR v8.5 Handbook
33
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
COREPCIF-RM IP MODULE COREPCIF
COREU1LL-AR IP MODULE COREU1LL
COREU1PHY-AR IP MODULE COREU1PHY
CORR-8BIT-XM-UT2 SITE LICENSE IP CORRELATOR XP
CP2-GSA-L CONN SHIELD LOWER TYPE A 22
CP2-HSA110-1 CONN SHROUD CPCI 2MM TYPE A 22
CP2-HSC055-4 CONN SHROUD CPCI 2MM TYPE C 11
CP2-K3567-SR-F COMPACT PCI - MISC
相关代理商/技术参数
COREFIR-UR 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreFIR Finite Impulse Response (FIR) Filter Generator
COREFIR-XX 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreFIR Finite Impulse Response (FIR) Filter Generator
COREMP7 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreMP7
COREPCI-AN 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-AR 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-EV 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCIF-OM 功能描述:IP MODULE COREPCIF RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
COREPCIF-OMFL 功能描述:IP MODULE 制造商:microsemi corporation 系列:- 零件状态:在售 类型:许可证 应用:- 版本:- 许可长度:- 许可 - 用户明细:- 操作系统:- 配套使用产品/相关产品:Microsemi 器件 媒体分发类型:- 标准包装:1